**TELEFUNKEN Semiconductors** 

## 2200 MHz / 200 MHz Twin PLL

## **Description**

U2784B is a low power twin PLL manufactured with TELEFUNKEN's advanced UHF process. The maximum operating frequency is 2200 MHz and 200 MHz respec

tively. It features a wide supply voltage range from 2.7 to 5.5 V. Prescaler and power down function for both PLL's is integrated. Applications are DECT, DCS 1800 and WLAN.

#### **Features**

- Very low current consumption (typical 3 V/12 mA)
- Supply voltage range 2.7 V − 5.5 V
- Maximum input frequency PLL1: 2200 MHz, PLL2: 200 MHz
- 2 pins for separate power down functions
- Output for PLL lock status
- Prescaler 64/65 for PLL1 and 8/9 for PLL2
- SSO-20 package
- ESD protected according to MIL-STD 833 method 3015 cl.2


## Twin PLL saves costs and space

 One foot print for all TEMIC twin PLL's saves designin time

## **Block Diagram**

#### **Benefits**

Low current consumption leads to extended talk time




## TEMIC

## **U2784B-BFS**

#### **TELEFUNKEN Semiconductors**

## **Pin Description**



| Pin | Symbol                 | Function  |  |  |  |  |
|-----|------------------------|---|--|--|--|--|
| 1   | 5I/Port 0              | 5I – Control input / o.c.output                         |  |  |  |  |
| 2   | V <sub>S</sub> digital | Power supply digital section                            |  |  |  |  |
| 3   | CP 1                   | Charge pump output of synthesizer 1                     |  |  |  |  |
| 4   | V <sub>S</sub> analog  | Power supply analog section                             |  |  |  |  |
| 5   | RFi 1                  | RF divider input synthesizer                            |  |  |  |  |
| 6   | $GND_D$                | Ground for digital section                              |  |  |  |  |
| 7   | OSCi                   | Reference oscillator input                              |  |  |  |  |
| 8   | OSCo                   | Reference oscillator output                             |  |  |  |  |
| 9   | HPD 1/<br>Port 1       | Hardware power down input of synthesizer 1 / o.c.output |  |  |  |  |
| 10  | Lock/<br>Port 2        | Lock output / o.c.output / testmode output              |  |  |  |  |
| 11  | Clock                  | 3-wire-bus: serial clock input                          |  |  |  |  |
| 12  | Data                   | 3-wire-bus: serial data input                           |  |  |  |  |
| 13  | Enable                 | 3-wire-bus: serial enable input                         |  |  |  |  |
| 14  | HPD 2/<br>Port 4       | Hardware power down input of synthesizer 2 / o.c.output |  |  |  |  |
| 15  | $GND_A$                | Ground for analog section                               |  |  |  |  |
| 16  | RFi 2                  | RF divider input synthesizer 2                          |  |  |  |  |
| 17  | $V_{Scp}$              | Charge pump supply voltage                              |  |  |  |  |
| 18  | CP 2                   | Charge pump output of synthesizer 2                     |  |  |  |  |
| 19  | Iset                   | Reference pin for charge pump currents                  |  |  |  |  |
| 20  | Port 3                 | o.c.output  |  |  |  |  |

## **Absolute Maximum Ratings**

|                      | Parameters  | Symbol           | Value          | Unit |
|----------------------|---|------------------|----------------|------|
| Supply voltage       | Pins 2, 4 and 17  | $V_S, V_{Scp}$   | 6              | V    |
| Input voltage        | Pins 1, 3, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18 and 20 | V <sub>i</sub>   | $0$ to $V_S$   | V    |
| Junction temperature | ·   | Ti               | 125            | °C   |
| Storage temperature  | range   | T <sub>stg</sub> | -40  to  + 125 | °C   |

## **Operating Range**

| Parameters                      | Symbol           | Value        | Unit |
|---------------------------------|------------------|--------------|------|
| Supply voltage Pins 2, 4 and 17 | $V_S, V_{Scp}$   | 2.7 to 5.5   | V    |
| Ambient temperature range       | T <sub>amb</sub> | -30  to  +85 | °C   |

### **Thermal Resistance**

|                  | Parameters | Symbol            | Value | Unit |
|------------------|------------|-------------------|-------|------|
| Junction ambient | SSO-20     | R <sub>thja</sub> | 140   | K/W  |

#### **TELEFUNKEN Semiconductors**

## **Electrical Characteristics**

 $T_{amb}=25\,^{\circ}C,\,V_{S}=2.7$  to 5.5 V,  $V_{Scp}=5$  V, unless otherwise specified

| Parameters                            | Test conditions  | Symbol              | Min.     | Тур.             | Max.       | Unit              |
|---------------------------------------|--|---------------------|----------|------------------|------------|-------------------|
| DC Supply                             |  |                     |          |                  |            |                   |
| Supply current                        | $V_S = 3 V$  | Is                  |          | 12               |            | mA                |
| Supply current CP                     | V <sub>CP</sub> = 5 V, PLL in lock condition   | $I_{CP}$            |          | 1                |            | μΑ                |
| PLL 1                                 |  |                     |          |                  |            |                   |
| Input voltage                         | $f_{RFi1} = 400 - 2200 \text{ MHz}$  | V <sub>RFi1</sub>   | 20       |                  | 200        | $mV_{RMS}$        |
| Scaling factor prescaler              |  | S <sub>PSC</sub>    |          | 64/65            |            |                   |
| Scaling factor main counter           |  | $S_{\mathbf{M}}$    | 5        |                  | 2047       |                   |
| Scaling factor swallow counter        |  | $S_{S}$             | 0        |                  | 63         |                   |
| Reference counter                     |  | $S_R$               | 5        |                  | 4095       |                   |
| PLL 2                                 |  |                     |          |                  |            | •                 |
| Input voltage                         | $f_{RFi2} = 50 \text{ MHz}$<br>$f_{RFi2} = 100 - 200 \text{ MHz}$                                    | V <sub>RFi2</sub>   | 40<br>20 |                  | 200<br>200 | mV <sub>RMS</sub> |
| Scaling factor prescaler              | IRM2 100 200 MILE  | S <sub>PSC</sub>    |          | 8/9              |            |                   |
| Scaling factor main counter           |  | S <sub>M</sub>      | 5        |                  | 2047       |                   |
| Scaling factor swallow                |  | S <sub>S</sub>      | 0        |                  | 7          |                   |
| Reference counter                     |  | $S_{R}$             | 5        |                  | 4095       |                   |
| Reference oscillator                  |  | ,                   |          |                  | l          |                   |
| Recommended crystal series resistance |  |                     | 10       |                  | 200        | Ω                 |
| External reference input frequency    | AC coupled sinewave<br>RF/2 = 0<br>RF/2 = 1  | OSCi                | 1<br>1   |                  | 20<br>40   | MHz               |
| External reference input amplitude    | AC coupled sinewave <sup>2)</sup>  | OSCi                |          | 100              |            | mV <sub>RMS</sub> |
| Logic input levels (Clock, D          | oata, Enable, HPD1, HPD2,  | <b>5I</b> )         |          |                  |            | •                 |
| High input level                      |  | $V_{iH}$            | 1.5      |                  |            | V                 |
| Low input level                       |  | V <sub>iL</sub>     | 0        |                  | 0.4        | V                 |
| High input current                    |  | $I_{iH}$            | -5       |                  | 5          | μΑ                |
| Low input current                     |  | $I_{iL}$            | -5       |                  | 5          | μA                |
| Logic output levels (Port 0,          | 1, 2, 3, 4, Lock)  |                     |          |                  |            |                   |
| Leakage current                       | $V_{OH} = 5.5 \text{ V}$   | $I_{L}$             |          |                  | 10         | μA                |
| Saturation voltage                    | $I_{OL} = 0.5 \text{ mA}$  | $V_{SL}$            |          |                  | 0.4        | V                 |
| Charge pump output (R <sub>set</sub>  |  |                     | 1        |                  | 1          | 1                 |
| Source current                        | $ \begin{aligned} V_{CP} & \leq V_{Scp}/2 & PLL2 \\ 5I &= L & PLL1 \\ 5I &= H & PLL1 \end{aligned} $ | I <sub>source</sub> |          | -1<br>-0.2<br>-1 |            | mA                |
| Sink current                          | $ \begin{array}{ccc} V_{CP} \leqq V_{Scp}/2 & PLL2 \\ 5I = L & PLL1 \\ 5I = H & PLL1 \end{array} $   | I <sub>sink</sub>   |          | 1<br>0.2<br>1    |            | mA                |
| Leakage current                       | $V_{CP} \leq V_{Scp}/2$  | $I_{L}$             |          | ±5               |            | nA                |

<sup>&</sup>lt;sup>1)</sup> RMS voltage at 50  $\Omega$ ; <sup>2)</sup> OSC<sub>o</sub> is open if an external reference frequency is applied

## **Serial Programming Bus**

Reference and programmable counters can be programmed by the 3-wire-bus (Clock, Data and Enable). After setting Enable in high condition the data is transfered bit by bit during the rising edge of the clock into the

shift register, starting with the MSB-bit. When Enable returns low the programmed information is loaded according to the adressbits into the selected latch. There is no check made how many clock pulses arrived during enable high. During powerdown mode the 3-wire-bus remains active and the IC can be reprogrammed.

#### **Bit Allocation**

| MSB  |     |      |             |     |      |     |     |         |      |     |     |     |     |      |     |            |     |         | LSB |
|------|-----|------|-------------|-----|------|-----|-----|---------|------|-----|-----|-----|-----|------|-----|------------|-----|---------|-----|
| Bit  | Bit | Bit  | Bit         | Bit | Bit  | Bit | Bit | Bit     | Bit  | Bit | Bit | Bit | Bit | Bit  | Bit | Bit        | Bit | Bit     | Bit |
| 1    | 2   | 3    | 4           | 5   | 6    | 7   | 8   | 9       | 10   | 11  | 12  | 13  | 14  | 15   | 16  | 17         | 18  | 19      | 20  |
|      |     |      |             |     |      |     | d   | ata bit | s    |     |     |     |     |      |     |            | ado | dress b | its |
| D16  | D15 | D14  | D13         | D12 | D11  | D10 | D9  | D8      | D7   | D6  | D5  | D4  | D3  | D2   | D1  | D0         | A2  | A1      | A0  |
| PLL1 | 140 | 140  |             | 146 | 3.45 | 344 | 142 | 3.40    | 3.41 | 140 | G.E | G.4 | ga  | 62   | G1  | PLL1       | 0   |         |     |
| M10  | M9  | M8   | M7          | M6  | M5   | M4  | M3  | M2      | M1   | M0  | S5  | S4  | S3  | S2   | S1  | S0         | 0   | 0       | 1   |
|      |     |      |             |     | PLL1 | 240 |     |         |      |     |     |     |     |      |     | PLL1       |     |         |     |
|      |     |      |             |     | R11  | R10 | R9  | R8      | R7   | R6  | R5  | R4  | R3  | R2   | R1  | R0         | 0   | 1       | 0   |
|      |     |      | PLL2<br>M10 | M9  | M8   | M7  | M6  | M5      | M4   | M3  | M2  | M1  | M0  | S2   | S1  | PLL2<br>S0 | 0   | 1       | 1   |
|      |     |      |             |     | PLL2 |     |     |         |      |     |     |     |     |      |     | PLL2       |     |         |     |
|      |     |      |             |     | R11  | R10 | R9  | R8      | R7   | R6  | R5  | R4  | R3  | R2   | R1  | R0         | 1   | 0       | 0   |
|      | RF/ | Test | 5IP         | TRI | TRI  | PS2 | PS1 | H2P     | H1P  | LP  | LPA | P4  | P3  | P2   | P1  | P0         | 1   | 0       | 1   |
|      | 2   |      |             | 2   | 1    |     |     |         |      | В   |     |     |     |      |     |            |     |         |     |
|      |     |      |             |     |      |     |     |         |      |     |     |     |     | SP   | SP  | SP         |     |         |     |
|      |     |      |             |     |      |     |     |         |      |     |     |     |     | D 5I | D 2 | D 1        | 1   | 1       | 0   |

#### **Scaling factors**

#### **PGT of PLL1:**

S0 ... S5: These bits are setting the swallow counter  $S_S$ .  $S_S = S0*2^0 + S1*2^1 + ... + S4*2^4 + S5*2^5$  allowed scalling factors for  $S_S$ : 0 ... 63,  $S_S < S_M$ 

 $\begin{array}{ll} M0 \; ... \; M10: & These \; bits \; are \; setting \; the \; main \; counter \; S_M. \\ S_M = \; M0*2^0 + M1*2^1 + ... + M9*2^9 + M10*2^{10} \\ & \; allowed \; scalling \; factors \; for \; S_M: \; 5 \; ... \; 2047 \end{array}$ 

 $S_{PGT}$ : Total scalling factor of the programmable counter:  $S_{PGT} = (64*S_M) + S_S \quad Condition: S_S < S_M$ 

#### **RFT of PLL1 and PLL2:**

R0 ... R11: These bits are setting the reference counter  $S_R$ .  $S_R = R0*2^0 + ... + R10*2^{10} + R11*2^{11}$  allowed scalling factors for  $S_R$ : 5 ... 4095

RF/2 = 1:  $S_{RFT} = 2 * S_R$ RF/2 = 0:  $S_{RFT} = S_R$ 

#### **PGT of PLL2:**

S0 ... S4: These bits are setting the swallow counter  $S_S$ .  $S_S = S0*2^0 + S1*2^1 + S2*2^2$  allowed scalling factors for  $S_S$ : 0 ... 7,  $S_S < S_M$ 

M0 ... M9: These bits are setting the main counter  $S_M$ .  $S_M = M0*2^0 + M1*2^1 + ... + M9*2^9 + M10*2^{10}$  allowed scalling factors for  $S_M$ : 5 ... 2047

$$\begin{split} S_{PGT}: & \qquad \text{Total scalling factor of the programmable counter:} \\ S_{PGT} = (8*S_M) + S_S & \qquad \text{Condition: } S_S < S_M \end{split}$$

## **TELEFUNKEN Semiconductors**

### **Serial Programming Bus**

#### **Control bits:**

P0 ... P4: o.c. output ports (1 = high impedance)

LPA, LPB: selection of P2 output or locksignal LPA LPB function of pin 10

0 0 o.c. output P2

0 1 locksignal of synthesizer 2 1 0 locksignal of synthesizer 1

1 1 wiredor locksignal of both synthesizer

H1P, H2P: selection of P1/4 output or hardware power down input of synthesizer 1/2 (0 = Port / 1 = HPD)

5IP: selection of P0 output or high current switching input for the charge pump current of synthesizer 1 (0 = Port / 1 = charge pump 1 current switch input)

PS1, PS2: phase selection of synthesizer 1 and synthesizer 2 (1 = normal / 0 = invers)

|                                   | PS-PLL1/2 = 1       | PS-PLL1/2 = 0       |
|-----------------------------------|---------------------|---------------------|
|                                   | CP1/2               | CP1/2               |
| $f_R > f_P$                       | I <sub>sink</sub>   | I <sub>source</sub> |
| $f_R < f_P$                       | I <sub>source</sub> | $I_{ m sink}$       |
| $f_{\mathbf{R}} = f_{\mathbf{P}}$ | 0                   | 0                   |

RF/2: divide by 2 prescaler for reference divider (0 = off / 1 = on)

SPD1, SPD2: software power down bit of synthesizer 1/2 (0 = powerdown / 1 = powerup)

5I: software switch for the charge pump current of synthesizer 1 (0 = low current / 1 = high current)

TRI1, TRI2: enables tristate for the charge pump of synthesizer 1/2 (0 = normal / 1 = tristate)

TEST: enables counter testmode (0 = disabled / 1 = enabled)

| TEST | LPA | LPB | PS1 | PS2 | Testsignal<br>at pin 10 |
|------|-----|-----|-----|-----|-------------------------|
| 1    | 1   | 0   | 1   | X   | RFT1                    |
| 1    | 1   | 0   | 0   | Х   | PGT1                    |
| 1    | 0   | 1   | х   | 1   | RFT2                    |
| 1    | 0   | 1   | X   | 0   | PGT2                    |

Preset condition at hard power up (supply voltage switched on):

 $P0 \dots P4 = 1$  high impedane

LPA, LPB = 1 common lock signal

H1P, H2P = 1 hardware power down enable

5IP = 1 current switching input synthesizer 1 enabled

PS1, PS2 = 1 normal value for passive loop filter RF/2 = 0 divide by 2 prescaler for reference divider off

SPD1, SPD2 = 0 software power down active

5I = 1 synthesizer 1 high current charge pump active

TRI1, TRI2 = 0 tristate off TEST = 0 testmode off

Rev. A1: 28.07.1995

The device is in power up condition when SPD-PLL1/2 = 1 and if H1P/H2P = 1 the hardware power down pins 9/14 are in high state.

# TEMIC


## **U2784B-BFS**

**TELEFUNKEN Semiconductors** 


High current of charge pump synthesizer 1 is active when 5I = 1 and if 5IP = 1 the charge pump current control input pin 1 is in high state.

# TEMIC

## **Application Circuit**




**Timing Diagram Serial Bus** 



## **Dimensions in mm**

SSO-20



Rev. A1: 28.07.1995

### **Ozone Depleting Substances Policy Statement**

It is the policy of TEMIC TELEFUNKEN microelectronic GmbH to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**TEMIC TELEFUNKEN microelectronic GmbH** semiconductor division has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**TEMIC** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423